

What is claimed is:

1. In a computer system, a method for transferring portions of a memory block comprising the steps of:

(a) configuring a first data mover with a first start address corresponding to a first portion of a source memory block;

(b) configuring a second data mover with a second start address corresponding to a second portion of the source memory block sized differently from the first portion;

(c) transferring, by the first data mover, the first portion of the source memory block; and

(d) transferring, by the second data mover, the second portion of the source memory block.

2. The method of claim 1 further comprising configuring the first data mover with a first chunk end address corresponding to the first portion of the source memory block.

3. The method of claim 2 further comprising generating the first chunk end address.

4. The method of claim 1 further comprising configuring the first data mover with a first write address corresponding to a first portion of a first target memory block.

5. The method of claim 2 wherein the transferring of the first portion of the source memory block further comprises stopping when the first start address is substantially equivalent to the first chunk end address.

6. The method of claim 2 wherein the transferring of the first portion of the source memory block further comprises stopping when the first start address is substantially equivalent to a predefined end address.

7. The method of claim 1 further comprising configuring the second data mover with a second chunk end address.

1 17. In a computer system, a method for transferring portions of a memory block

2 comprising the steps of:

3 (a) designating a master data mover;

4 (b) designating a slave data mover in communication with the master data mover;

5 (c) transmitting a start address to the master data mover, the start address
6 identifying a first memory portion of a source memory block;

7 (d) transmitting the start address to the slave data mover to enable the slave data
8 mover to determine a next address, the next address identifying a second memory portion
9 of the source memory block sized differently from the first memory portion;

10 (e) transmitting a first write address identifying a first memory portion of a target
11 memory block to the master data mover and a second write address identifying a second
12 memory portion sized differently than the first memory portion of the target memory
13 block to the slave data mover;

14 (f) copying the first memory portion of the source memory block to the first write
15 address identifying the first memory portion of the target memory block; and

16 (g) transferring the second memory portion of the source memory block to the
17 second write address identifying the second memory portion of the target memory block.

1 18. The method of claim 17 further comprising the steps of:

2 (h) verifying that the master data mover is available;

3 (i) transmitting a first end address associated with the first memory portion of the
4 source memory block to the master data mover and a second end address associated with
5 the second memory portion to the slave data mover; and

6 (j) synchronizing the master data mover with the slave data mover.

1 19. The method of claim 17 further comprising the steps of:

2 (h) transmitting a first offset address to the master data mover and a second offset
3 address to the master data mover;

4 (i) obtaining, by the master data mover, a first next address by using the first
5 offset address and the start address;

6 (j) obtaining, by the slave data mover, a second next address by using the second
7 offset address and the start address;

8 (k) stopping the transmitting of the first memory portion of the source memory
9 block after the first next address is substantially equivalent to the first end address; and

10 (l) stopping the transmitting of the second memory portion of the source memory
11 block after the second next address is substantially equivalent to the second end address.

1 20. A system to transfer portions of a memory block comprising:

2 (a) a first data mover;

3 (b) a second data mover in communication with the first data mover
4 over a DM communications bus;

5 (c) a first memory component having a first portion and a second portion
6 sized differently from the first portion and in communication with the first data mover
7 and the second data mover over a first DM-memory bus; and
8 a second memory component in communication with the first data mover and the second
9 data mover over a second DM-memory bus,

10 wherein the first data mover transfers the first memory portion to the second
11 memory component over the first DM-memory bus at a first data transfer rate, and

12 wherein the second data mover transfers the second memory portion to the second
13 memory component over the second DM-memory bus at a second data transfer rate.

21. The system of claim 20 wherein the first DM-memory bus is a Peripheral Component Interconnect (PCI) bus and the second DM-memory bus is an Accelerated Graphics Port (AGP) bus.

1 23. The system of claim 20 wherein the first data mover is a first Direct Memory Access
2 (DMA) engine and the second data mover is a second DMA engine.